Abstract
This paper describes the PHENIX Pad Chamber (PC) subsystem charge readout chip, TGLD. Due to the PC's high channel density, the TGLD and associated circuitry operate within the active detector region as permanent, zero access components during PHENIX operation and implement remote set-up, test and operation. Since the PC detector consists of three subassemblies (PC1, PC2 and PC3) that detect particles at three different distances from the PHENIX collision vertex, the TGLD design accommodates varying pad capacitance and charge gain for PC1, PC2 and PC3 and provides adjustable discrimination thresholds from MIP/10 to 2 MIP (Minimum Ionizing Particle). Operation with a complimentary digital memory unit (DMU) to form low power, low mass, readout cards is described. Partitioning of readout electronics and address control for robust PC operation are discussed. Component and system test results are reported.
Original language | English |
---|---|
Pages | 236-239 |
Number of pages | 4 |
State | Published - 1997 |
Event | Proceedings of the 1997 IEEE Nuclear Science Symposium - Albuquerque, NM, USA Duration: Nov 9 1997 → Nov 15 1997 |
Conference
Conference | Proceedings of the 1997 IEEE Nuclear Science Symposium |
---|---|
City | Albuquerque, NM, USA |
Period | 11/9/97 → 11/15/97 |