Skip to main navigation Skip to search Skip to main content

QCDOC: A 10-teraflops scale computer for lattice QCD

  • D. Chen
  • , N. H. Christ
  • , C. Cristian
  • , Z. Dong
  • , A. Gara
  • , K. Garg
  • , B. Joo
  • , C. Kim
  • , L. Levkova
  • , X. Liao
  • , R. D. Mawhinney
  • , S. Ohta
  • , T. Wettig

Research output: Contribution to journalArticlepeer-review

32 Scopus citations

Abstract

The architecture of a new class of computers, optimized for lattice QCD calculations, is described. An individual node is based on a single integrated circuit containing a PowerPC 32-bit integer processor with a 1 Gflops 64-bit IEEE floating point unit, 4 Mbyte of memory, 8 Gbit/sec nearest-neighbor communications and additional control and diagnostic circuitry. The machine's name, QCDOC, derives from "QCD On a Chip".

Original languageEnglish
Pages (from-to)825-832
Number of pages8
JournalNuclear Physics B - Proceedings Supplements
Volume94
Issue number1-3
DOIs
StatePublished - Mar 2001
Externally publishedYes

Fingerprint

Dive into the research topics of 'QCDOC: A 10-teraflops scale computer for lattice QCD'. Together they form a unique fingerprint.

Cite this