Abstract
The architecture of a new class of computers, optimized for lattice QCD calculations, is described. An individual node is based on a single integrated circuit containing a PowerPC 32-bit integer processor with a 1 Gflops 64-bit IEEE floating point unit, 4 Mbyte of memory, 8 Gbit/sec nearest-neighbor communications and additional control and diagnostic circuitry. The machine's name, QCDOC, derives from "QCD On a Chip".
| Original language | English |
|---|---|
| Pages (from-to) | 825-832 |
| Number of pages | 8 |
| Journal | Nuclear Physics B - Proceedings Supplements |
| Volume | 94 |
| Issue number | 1-3 |
| DOIs | |
| State | Published - Mar 2001 |
| Externally published | Yes |
Fingerprint
Dive into the research topics of 'QCDOC: A 10-teraflops scale computer for lattice QCD'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver