Process costing of the microchip

Bhaskaran Gopalakrishnan, Dipesh Gajera, Deepak P. Gupta, Ragu Athinarayanan, Subodh A. Chaudhari

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

The CMOS microchip is the workhorse of the semiconductor industry. The manufacturing model was formed with practical processing times, number of machines, steps of manufacturing process, labour cost and time required, construction costs, land costs, etc. as input parameters. This cost model attempts to analyse costs and calculate the cost per chip. Different sections of costs have been individually analysed in turn to reflect their impact on the finished product. A simulation model has been run to reflect an actual semiconductor manufacturing scenario. Simulation model is also used to estimate labour time and cost required for the process. The cost was calculated based on yield, number of chips/wafer and total expenditure by the fabrication unit. A simulation model was created in Arena 6.0 professional version, which allows the user to make changes to the model to reflect the changes in the fabrication unit.

Original languageEnglish
Pages (from-to)326-345
Number of pages20
JournalInternational Journal of Industrial and Systems Engineering
Volume8
Issue number3
DOIs
StatePublished - Jul 2011
Externally publishedYes

Keywords

  • Arena
  • Cost estimation
  • Semiconductor manufacturing
  • Simulation

Fingerprint

Dive into the research topics of 'Process costing of the microchip'. Together they form a unique fingerprint.

Cite this