Full SiC version of the EDA5 inverter

Shajjad Chowdhury; Emre Gurpinar; Alberto Castellazzi

doi:10.1109/IFEEC.2017.7992072

Full SiC version of the EDA5 inverter

Shajjad Chowdhury
, Emre Gurpinar
, Alberto Castellazzi

Electric Drives Research

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

Recently, a novel hybrid multilevel inverter topology, the EDA5, was presented. The novel inverter topology comprises of two floating capacitors and 16 active switches to achieve five-level output voltage waveform and achieves higher efficiency at low-modulation index compared to a five-level Active Neural Point Clamped (5L-ANPC) converter. In this work, a full SiC MOSFET version of the inverter is presented, using commercially available 1200V rated devices. A balanced mix of simulation and experimental results are presented to point out the salient features of the topology. The topology is compared with 5L-ANPC inverter in simulation, and experimentally demonstrated up to 12kW output power with 1kV DC link voltage.

Original language	English
Title of host publication	2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	406-411
Number of pages	6
ISBN (Electronic)	9781509051571
DOIs	https://doi.org/10.1109/IFEEC.2017.7992072
State	Published - Jul 25 2017
Event	3rd IEEE International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017 - Kaohsiung, Taiwan, Province of China Duration: Jun 3 2017 → Jun 7 2017

Publication series

Name	2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017

Conference

Conference	3rd IEEE International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017
Country/Territory	Taiwan, Province of China
City	Kaohsiung
Period	06/3/17 → 06/7/17

Keywords

SiC MOSFETs
hybrid single phase converter
multilevel converter

Access to Document

10.1109/IFEEC.2017.7992072

Cite this

Chowdhury, S., Gurpinar, E., & Castellazzi, A. (2017). Full SiC version of the EDA5 inverter. In 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017 (pp. 406-411). Article 7992072 (2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IFEEC.2017.7992072

Chowdhury, Shajjad ; Gurpinar, Emre ; Castellazzi, Alberto. / Full SiC version of the EDA5 inverter. 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 406-411 (2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017).

@inproceedings{468a54f0a75a4078b858c2d6a200ee96,

title = "Full SiC version of the EDA5 inverter",

abstract = "Recently, a novel hybrid multilevel inverter topology, the EDA5, was presented. The novel inverter topology comprises of two floating capacitors and 16 active switches to achieve five-level output voltage waveform and achieves higher efficiency at low-modulation index compared to a five-level Active Neural Point Clamped (5L-ANPC) converter. In this work, a full SiC MOSFET version of the inverter is presented, using commercially available 1200V rated devices. A balanced mix of simulation and experimental results are presented to point out the salient features of the topology. The topology is compared with 5L-ANPC inverter in simulation, and experimentally demonstrated up to 12kW output power with 1kV DC link voltage.",

keywords = "SiC MOSFETs, hybrid single phase converter, multilevel converter",

author = "Shajjad Chowdhury and Emre Gurpinar and Alberto Castellazzi",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE.; 3rd IEEE International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017 ; Conference date: 03-06-2017 Through 07-06-2017",

year = "2017",

month = jul,

day = "25",

doi = "10.1109/IFEEC.2017.7992072",

language = "English",

series = "2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "406--411",

booktitle = "2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017",

}

Chowdhury, S, Gurpinar, E & Castellazzi, A 2017, Full SiC version of the EDA5 inverter. in 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017., 7992072, 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017, Institute of Electrical and Electronics Engineers Inc., pp. 406-411, 3rd IEEE International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017, Kaohsiung, Taiwan, Province of China, 06/3/17. https://doi.org/10.1109/IFEEC.2017.7992072

Full SiC version of the EDA5 inverter. / Chowdhury, Shajjad; Gurpinar, Emre; Castellazzi, Alberto.
2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 406-411 7992072 (2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Full SiC version of the EDA5 inverter

AU - Chowdhury, Shajjad

AU - Gurpinar, Emre

AU - Castellazzi, Alberto

PY - 2017/7/25

Y1 - 2017/7/25

N2 - Recently, a novel hybrid multilevel inverter topology, the EDA5, was presented. The novel inverter topology comprises of two floating capacitors and 16 active switches to achieve five-level output voltage waveform and achieves higher efficiency at low-modulation index compared to a five-level Active Neural Point Clamped (5L-ANPC) converter. In this work, a full SiC MOSFET version of the inverter is presented, using commercially available 1200V rated devices. A balanced mix of simulation and experimental results are presented to point out the salient features of the topology. The topology is compared with 5L-ANPC inverter in simulation, and experimentally demonstrated up to 12kW output power with 1kV DC link voltage.

AB - Recently, a novel hybrid multilevel inverter topology, the EDA5, was presented. The novel inverter topology comprises of two floating capacitors and 16 active switches to achieve five-level output voltage waveform and achieves higher efficiency at low-modulation index compared to a five-level Active Neural Point Clamped (5L-ANPC) converter. In this work, a full SiC MOSFET version of the inverter is presented, using commercially available 1200V rated devices. A balanced mix of simulation and experimental results are presented to point out the salient features of the topology. The topology is compared with 5L-ANPC inverter in simulation, and experimentally demonstrated up to 12kW output power with 1kV DC link voltage.

KW - SiC MOSFETs

KW - hybrid single phase converter

KW - multilevel converter

UR - https://www.scopus.com/pages/publications/85034101504

U2 - 10.1109/IFEEC.2017.7992072

DO - 10.1109/IFEEC.2017.7992072

M3 - Conference contribution

AN - SCOPUS:85034101504

T3 - 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017

SP - 406

EP - 411

BT - 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 3rd IEEE International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017

Y2 - 3 June 2017 through 7 June 2017

ER -

Chowdhury S, Gurpinar E, Castellazzi A. Full SiC version of the EDA5 inverter. In 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 406-411. 7992072. (2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017). doi: 10.1109/IFEEC.2017.7992072

Full SiC version of the EDA5 inverter

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this