Exploiting mixed precision floating point hardware in scientific computations

Alfredo Buttari, Jack Dongarra, Jakub Kurzak, Julie Langou, Julien Langou, Piotr Luszczek, Stanimire Tomov

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

11 Scopus citations

Abstract

By using a combination of 32-bit and 64-bit floating point arithmetic, the performance of many dense and sparse linear algebra algorithms can be significantly enhanced while maintaining the 64-bit accuracy of the resulting solution. The approach presented here can apply not only to conventional processors but also to exotic technologies such as Field Programmable Gate Arrays (FPGA), Graphical Processing Units (GPU), and the Cell BE processor. Results on modern processor architectures and the Cell BE are presented.

Original languageEnglish
Title of host publicationHigh Performance Computing and Grids in Action
PublisherIOS Press BV
Pages19-36
Number of pages18
ISBN (Print)9781586038397
StatePublished - 2008

Publication series

NameAdvances in Parallel Computing
Volume16
ISSN (Print)0927-5452

Keywords

  • Iterative refinement
  • Krylov methods
  • factorization

Fingerprint

Dive into the research topics of 'Exploiting mixed precision floating point hardware in scientific computations'. Together they form a unique fingerprint.

Cite this