Evaluating the Performance and Portability of Contemporary SYCL Implementations

Beau Johnston, Jeffrey S. Vetter, Josh Milthorpe

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

10 Scopus citations

Abstract

SYCL is a single-source programming model for heterogeneous systems; it promises improved maintainability, productivity, and opportunity for compiler optimization, when compared to accelerator specific programming models. Several implementations of the SYCL standard have been developed over the past few years, including several backends using contemporary accelerator languages, like OpenCL, CUDA, and HIP. These implementations vary widely in their support for specific features of the standard and in their performance. As SYCL grows in popularity, developers need to know how features are implemented across popular implementations in order to make proper design choices. In this paper, we evaluate the existing SYCL implementations for important SYCL features across a range of hardware in order to understand SYCL's performance and portability. This work uses the newest SYCL benchmark suite (SYCL-Bench, 38 kernels) to evaluate these four existing implementations, comparing support of language features across backends and highlighting feature completeness and performance. For features, we focus on the five major SYCL parallel constructs, using a motivating example of the matrix multiplication benchmark. Our results show that the basic data parallelism construct is the best choice for performance on current SYCL implementations, and we identify opportunities for improvement in several of the SYCL implementations.

Original languageEnglish
Title of host publicationProceedings of P3HPC 2020
Subtitle of host publicationInternational Workshop on Performance, Portability, and Productivity in HPC, Held in conjunction with SC 2020: The International Conference for High Performance Computing, Networking, Storage and Analysis
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages45-56
Number of pages12
ISBN (Electronic)9781665422871
DOIs
StatePublished - Nov 2020
Event2020 IEEE/ACM International Workshop on Performance, Portability, and Productivity in HPC, P3HPC 2020 - Virtual, Atlanta, United States
Duration: Nov 13 2020 → …

Publication series

NameProceedings of P3HPC 2020: International Workshop on Performance, Portability, and Productivity in HPC, Held in conjunction with SC 2020: The International Conference for High Performance Computing, Networking, Storage and Analysis

Conference

Conference2020 IEEE/ACM International Workshop on Performance, Portability, and Productivity in HPC, P3HPC 2020
Country/TerritoryUnited States
CityVirtual, Atlanta
Period11/13/20 → …

Fingerprint

Dive into the research topics of 'Evaluating the Performance and Portability of Contemporary SYCL Implementations'. Together they form a unique fingerprint.

Cite this