Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel

Zheming Jin; Hal Finkel

doi:10.1109/HPEC.2018.8547586

Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel

Zheming Jin, Hal Finkel

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

Field-programmable gate array (FPGA) is a promising choice as a heterogeneous computing component for energy-aware applications in high-performance computing. Emerging high-level synthesis tools such as Intel OpenCL SDK offer a streamlined design flow to facilitate the use of FPGAs for scientists and researchers. Focused on the HACCmk kernel routine as a case study, we explore the kernel optimization space and their performance implications. We describe the resource usage, performance, and performance per watt of the kernel implementations in OpenCL. Using directives for accelerator programming, the performance per watt on an Intel Arria10-based FPGA platform can achieve 2.5X improvement over that on an Intel Xeon 16-core CPU, and 2.1X improvement over that on an Nvidia K80 GPU, while trading off 50% of performance.

Original language	English
Title of host publication	2018 IEEE High Performance Extreme Computing Conference, HPEC 2018
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781538659892
DOIs	https://doi.org/10.1109/HPEC.2018.8547586
State	Published - Nov 26 2018
Externally published	Yes
Event	2018 IEEE High Performance Extreme Computing Conference, HPEC 2018 - Waltham, United States Duration: Sep 25 2018 → Sep 27 2018

Publication series

Name	2018 IEEE High Performance Extreme Computing Conference, HPEC 2018

Conference

Conference	2018 IEEE High Performance Extreme Computing Conference, HPEC 2018
Country/Territory	United States
City	Waltham
Period	09/25/18 → 09/27/18

Funding

We are sincerely grateful to the reviewers for their constructive comments. The research work was supported by the U.S. Department of Energy, Office of Science, under contract DE-AC02-06CH11357.

Keywords

FPGA
HACCmk
High-level Synthesis

Access to Document

10.1109/HPEC.2018.8547586

Cite this

@inproceedings{1c831c504efe4d19afe54e10d5c0853c,

title = "Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel",

abstract = "Field-programmable gate array (FPGA) is a promising choice as a heterogeneous computing component for energy-aware applications in high-performance computing. Emerging high-level synthesis tools such as Intel OpenCL SDK offer a streamlined design flow to facilitate the use of FPGAs for scientists and researchers. Focused on the HACCmk kernel routine as a case study, we explore the kernel optimization space and their performance implications. We describe the resource usage, performance, and performance per watt of the kernel implementations in OpenCL. Using directives for accelerator programming, the performance per watt on an Intel Arria10-based FPGA platform can achieve 2.5X improvement over that on an Intel Xeon 16-core CPU, and 2.1X improvement over that on an Nvidia K80 GPU, while trading off 50% of performance.",

keywords = "FPGA, HACCmk, High-level Synthesis",

author = "Zheming Jin and Hal Finkel",

note = "Publisher Copyright: {\textcopyright} 2018 IEEE.; 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018 ; Conference date: 25-09-2018 Through 27-09-2018",

year = "2018",

month = nov,

day = "26",

doi = "10.1109/HPEC.2018.8547586",

language = "English",

series = "2018 IEEE High Performance Extreme Computing Conference, HPEC 2018",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2018 IEEE High Performance Extreme Computing Conference, HPEC 2018",

}

Jin, Z & Finkel, H 2018, Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel. in 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018., 8547586, 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018, Institute of Electrical and Electronics Engineers Inc., 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018, Waltham, United States, 09/25/18. https://doi.org/10.1109/HPEC.2018.8547586

Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel. / Jin, Zheming; Finkel, Hal.
2018 IEEE High Performance Extreme Computing Conference, HPEC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. 8547586 (2018 IEEE High Performance Extreme Computing Conference, HPEC 2018).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Evaluating an OpenCL FPGA Platform for HPC

T2 - 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018

AU - Jin, Zheming

AU - Finkel, Hal

PY - 2018/11/26

Y1 - 2018/11/26

N2 - Field-programmable gate array (FPGA) is a promising choice as a heterogeneous computing component for energy-aware applications in high-performance computing. Emerging high-level synthesis tools such as Intel OpenCL SDK offer a streamlined design flow to facilitate the use of FPGAs for scientists and researchers. Focused on the HACCmk kernel routine as a case study, we explore the kernel optimization space and their performance implications. We describe the resource usage, performance, and performance per watt of the kernel implementations in OpenCL. Using directives for accelerator programming, the performance per watt on an Intel Arria10-based FPGA platform can achieve 2.5X improvement over that on an Intel Xeon 16-core CPU, and 2.1X improvement over that on an Nvidia K80 GPU, while trading off 50% of performance.

AB - Field-programmable gate array (FPGA) is a promising choice as a heterogeneous computing component for energy-aware applications in high-performance computing. Emerging high-level synthesis tools such as Intel OpenCL SDK offer a streamlined design flow to facilitate the use of FPGAs for scientists and researchers. Focused on the HACCmk kernel routine as a case study, we explore the kernel optimization space and their performance implications. We describe the resource usage, performance, and performance per watt of the kernel implementations in OpenCL. Using directives for accelerator programming, the performance per watt on an Intel Arria10-based FPGA platform can achieve 2.5X improvement over that on an Intel Xeon 16-core CPU, and 2.1X improvement over that on an Nvidia K80 GPU, while trading off 50% of performance.

KW - FPGA

KW - HACCmk

KW - High-level Synthesis

UR - http://www.scopus.com/inward/record.url?scp=85060083688&partnerID=8YFLogxK

U2 - 10.1109/HPEC.2018.8547586

DO - 10.1109/HPEC.2018.8547586

M3 - Conference contribution

AN - SCOPUS:85060083688

T3 - 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018

BT - 2018 IEEE High Performance Extreme Computing Conference, HPEC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 25 September 2018 through 27 September 2018

ER -

Evaluating an OpenCL FPGA Platform for HPC: A Case Study with the HACCmk Kernel

Abstract

Publication series

Conference

Funding

Keywords

Access to Document

Other files and links

Fingerprint

Cite this