Development of a low-inductance SiC trench MOSFET power module for high-frequency application

Zhiqiang Jack Wang, Fei Yang, Steven Campbell, Madhu Chinthavali

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

18 Scopus citations

Abstract

This paper deals with the development of a low-inductance multiple-chip power module with state-of-art 1200 V SiC Trench MOSFETs for high-frequency application. Specifically, a phase-leg power module package with integrated decoupling capacitance is fabricated based on P-cell/N-cell concept, and the packaging design is discussed in detail. Dedicated double pulse test is built, and a gate driver with cross-talk suppression function is designed to support the fast switching speed operation of SiC Trench MOSFETs. The parasitic inductance and current density distribution of the power module are simulated and extracted for the purpose of voltage spike limiting. The temperature dependent static and switching characteristics of the developed module are evaluated as well, and the key differences from traditional SiC double-diffused MOS (DMOS) are identified and discussed. Based on the turn-off switching characterization results, a lumped equivalent power-loop parasitic inductance of ∼ 6 nH is achieved for the designed power module.

Original languageEnglish
Title of host publicationAPEC 2018 - 33rd Annual IEEE Applied Power Electronics Conference and Exposition
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2834-2841
Number of pages8
ISBN (Electronic)9781538611807
DOIs
StatePublished - Apr 18 2018
Event33rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2018 - San Antonio, United States
Duration: Mar 4 2018Mar 8 2018

Publication series

NameConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Volume2018-March

Conference

Conference33rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2018
Country/TerritoryUnited States
CitySan Antonio
Period03/4/1803/8/18

Funding

This manuscript has been authored by UT-Battelle, LLC under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy. The United States Government retains and the publisher, by accepting the article for publication, acknowledges that the United States Government retains a nonexclusive, paid-up, irrevocable, world-wide license to publish or reproduce the published form of this manuscript, or allow others to do so, for United States Government purposes. The Department of Energy will provide public access to these results of federally sponsored research in accordance with the DOE Public Access Plan (http://energy.gov/downloads/doe-public-access-plan).

FundersFunder number
LLC
UT-Battelle

    Keywords

    • Low parasitic inductance
    • Multiple-chip power module
    • SiC Trench MOSFET

    Fingerprint

    Dive into the research topics of 'Development of a low-inductance SiC trench MOSFET power module for high-frequency application'. Together they form a unique fingerprint.

    Cite this