TY - GEN
T1 - Development of a low-inductance SiC trench MOSFET power module for high-frequency application
AU - Wang, Zhiqiang Jack
AU - Yang, Fei
AU - Campbell, Steven
AU - Chinthavali, Madhu
N1 - Publisher Copyright:
© 2018 IEEE.
PY - 2018/4/18
Y1 - 2018/4/18
N2 - This paper deals with the development of a low-inductance multiple-chip power module with state-of-art 1200 V SiC Trench MOSFETs for high-frequency application. Specifically, a phase-leg power module package with integrated decoupling capacitance is fabricated based on P-cell/N-cell concept, and the packaging design is discussed in detail. Dedicated double pulse test is built, and a gate driver with cross-talk suppression function is designed to support the fast switching speed operation of SiC Trench MOSFETs. The parasitic inductance and current density distribution of the power module are simulated and extracted for the purpose of voltage spike limiting. The temperature dependent static and switching characteristics of the developed module are evaluated as well, and the key differences from traditional SiC double-diffused MOS (DMOS) are identified and discussed. Based on the turn-off switching characterization results, a lumped equivalent power-loop parasitic inductance of ∼ 6 nH is achieved for the designed power module.
AB - This paper deals with the development of a low-inductance multiple-chip power module with state-of-art 1200 V SiC Trench MOSFETs for high-frequency application. Specifically, a phase-leg power module package with integrated decoupling capacitance is fabricated based on P-cell/N-cell concept, and the packaging design is discussed in detail. Dedicated double pulse test is built, and a gate driver with cross-talk suppression function is designed to support the fast switching speed operation of SiC Trench MOSFETs. The parasitic inductance and current density distribution of the power module are simulated and extracted for the purpose of voltage spike limiting. The temperature dependent static and switching characteristics of the developed module are evaluated as well, and the key differences from traditional SiC double-diffused MOS (DMOS) are identified and discussed. Based on the turn-off switching characterization results, a lumped equivalent power-loop parasitic inductance of ∼ 6 nH is achieved for the designed power module.
KW - Low parasitic inductance
KW - Multiple-chip power module
KW - SiC Trench MOSFET
UR - http://www.scopus.com/inward/record.url?scp=85046947674&partnerID=8YFLogxK
U2 - 10.1109/APEC.2018.8341419
DO - 10.1109/APEC.2018.8341419
M3 - Conference contribution
AN - SCOPUS:85046947674
T3 - Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
SP - 2834
EP - 2841
BT - APEC 2018 - 33rd Annual IEEE Applied Power Electronics Conference and Exposition
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 33rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2018
Y2 - 4 March 2018 through 8 March 2018
ER -