Design and implementation of the STAR experiment's DAQ

A. Ljubicic; M. Botlo; F. Heistermann; S. Jacobson; M. J. Le Vine; J. M. Nelson; M. Nguyen; H. Roehrig; D. Roerich; E. Schaefer; J. J. Schambach; R. Scheetz; D. Schmischke; M. Schulz; K. Sulimma

doi:10.1109/23.710960

Design and implementation of the STAR experiment's DAQ

A. Ljubicic, M. Botlo, F. Heistermann, S. Jacobson, M. J. Le Vine, J. M. Nelson, M. Nguyen, H. Roehrig, D. Roerich, E. Schaefer, J. J. Schambach, R. Scheetz, D. Schmischke, M. Schulz, K. Sulimma

Research output: Contribution to journal › Article › peer-review

5 Scopus citations

Abstract

The STAR experiment is one of the two large detectors currently being built at the Relativistic Heavy Ion Collider (RHIC) at Brookhaven National Laboratory, Upton, U.S.A. The major issue of STAR'S DAQ is the large amount of data that has to be processed as fast as possible. The required data rate is of the order of 90 Gbits/s which has to be processed and scaled down to about 15 MBytes/s and stored to tape or other permanent archiving media. To be able to do so the STAR DAQ uses a custom built ASIC which preprocesses the raw data for later use by a software Level 3 trigger. The Level 3 trigger selects events to be archived depending on physics criteria based upon the particle track information extracted during Level 3 processing. The design presented is a massively parallel multi-processor system which consists of front end microprocessors hierarchically organized within a VME crate system. Each VME crate contains 6 custom made Receiver Boards with 3 Intel I960HD processors per board for a total of 18 processors per crate. The STAR'S TPC detector uses 24 such crates and the SVT detector will use 4 crates for a total of 504 microprocessors.

Original language	English
Pages (from-to)	1907-1912
Number of pages	6
Journal	IEEE Transactions on Nuclear Science
Volume	45
Issue number	4 PART 1
DOIs	https://doi.org/10.1109/23.710960
State	Published - 1998
Externally published	Yes

Funding

Because of the high energy and large mass of the ions the multiplicity of particles produced in a central collision will aThis work is supported in part by the U.S. Department of Energy under Contract No. DE-AC02-76CH00016

Funders	Funder number
U.S. Department of Energy	DE-AC02-76CH00016

Access to Document

10.1109/23.710960

Cite this

Ljubicic, A., Botlo, M., Heistermann, F., Jacobson, S., Le Vine, M. J., Nelson, J. M., Nguyen, M., Roehrig, H., Roerich, D., Schaefer, E., Schambach, J. J., Scheetz, R., Schmischke, D., Schulz, M., & Sulimma, K. (1998). Design and implementation of the STAR experiment's DAQ. IEEE Transactions on Nuclear Science, 45(4 PART 1), 1907-1912. https://doi.org/10.1109/23.710960

@article{673c9d95d7b645d6b20db502cd8f4445,

title = "Design and implementation of the STAR experiment's DAQ",

abstract = "The STAR experiment is one of the two large detectors currently being built at the Relativistic Heavy Ion Collider (RHIC) at Brookhaven National Laboratory, Upton, U.S.A. The major issue of STAR'S DAQ is the large amount of data that has to be processed as fast as possible. The required data rate is of the order of 90 Gbits/s which has to be processed and scaled down to about 15 MBytes/s and stored to tape or other permanent archiving media. To be able to do so the STAR DAQ uses a custom built ASIC which preprocesses the raw data for later use by a software Level 3 trigger. The Level 3 trigger selects events to be archived depending on physics criteria based upon the particle track information extracted during Level 3 processing. The design presented is a massively parallel multi-processor system which consists of front end microprocessors hierarchically organized within a VME crate system. Each VME crate contains 6 custom made Receiver Boards with 3 Intel I960HD processors per board for a total of 18 processors per crate. The STAR'S TPC detector uses 24 such crates and the SVT detector will use 4 crates for a total of 504 microprocessors.",

author = "A. Ljubicic and M. Botlo and F. Heistermann and S. Jacobson and {Le Vine}, {M. J.} and Nelson, {J. M.} and M. Nguyen and H. Roehrig and D. Roerich and E. Schaefer and Schambach, {J. J.} and R. Scheetz and D. Schmischke and M. Schulz and K. Sulimma",

year = "1998",

doi = "10.1109/23.710960",

language = "English",

volume = "45",

pages = "1907--1912",

journal = "IEEE Transactions on Nuclear Science",

issn = "0018-9499",

publisher = "Institute of Electrical and Electronics Engineers",

number = "4 PART 1",

}

TY - JOUR

T1 - Design and implementation of the STAR experiment's DAQ

AU - Ljubicic, A.

AU - Botlo, M.

AU - Heistermann, F.

AU - Jacobson, S.

AU - Le Vine, M. J.

AU - Nelson, J. M.

AU - Nguyen, M.

AU - Roehrig, H.

AU - Roerich, D.

AU - Schaefer, E.

AU - Schambach, J. J.

AU - Scheetz, R.

AU - Schmischke, D.

AU - Schulz, M.

AU - Sulimma, K.

PY - 1998

Y1 - 1998

N2 - The STAR experiment is one of the two large detectors currently being built at the Relativistic Heavy Ion Collider (RHIC) at Brookhaven National Laboratory, Upton, U.S.A. The major issue of STAR'S DAQ is the large amount of data that has to be processed as fast as possible. The required data rate is of the order of 90 Gbits/s which has to be processed and scaled down to about 15 MBytes/s and stored to tape or other permanent archiving media. To be able to do so the STAR DAQ uses a custom built ASIC which preprocesses the raw data for later use by a software Level 3 trigger. The Level 3 trigger selects events to be archived depending on physics criteria based upon the particle track information extracted during Level 3 processing. The design presented is a massively parallel multi-processor system which consists of front end microprocessors hierarchically organized within a VME crate system. Each VME crate contains 6 custom made Receiver Boards with 3 Intel I960HD processors per board for a total of 18 processors per crate. The STAR'S TPC detector uses 24 such crates and the SVT detector will use 4 crates for a total of 504 microprocessors.

AB - The STAR experiment is one of the two large detectors currently being built at the Relativistic Heavy Ion Collider (RHIC) at Brookhaven National Laboratory, Upton, U.S.A. The major issue of STAR'S DAQ is the large amount of data that has to be processed as fast as possible. The required data rate is of the order of 90 Gbits/s which has to be processed and scaled down to about 15 MBytes/s and stored to tape or other permanent archiving media. To be able to do so the STAR DAQ uses a custom built ASIC which preprocesses the raw data for later use by a software Level 3 trigger. The Level 3 trigger selects events to be archived depending on physics criteria based upon the particle track information extracted during Level 3 processing. The design presented is a massively parallel multi-processor system which consists of front end microprocessors hierarchically organized within a VME crate system. Each VME crate contains 6 custom made Receiver Boards with 3 Intel I960HD processors per board for a total of 18 processors per crate. The STAR'S TPC detector uses 24 such crates and the SVT detector will use 4 crates for a total of 504 microprocessors.

UR - http://www.scopus.com/inward/record.url?scp=0032142606&partnerID=8YFLogxK

U2 - 10.1109/23.710960

DO - 10.1109/23.710960

M3 - Article

AN - SCOPUS:0032142606

SN - 0018-9499

VL - 45

SP - 1907

EP - 1912

JO - IEEE Transactions on Nuclear Science

JF - IEEE Transactions on Nuclear Science

IS - 4 PART 1

ER -

Design and implementation of the STAR experiment's DAQ

Abstract

Funding

Access to Document

Other files and links

Fingerprint

Cite this