An analog online clustering circuit in 130nm CMOS

Junjie Lu, Steven Young, Itamar Arel, Jeremy Holleman

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

6 Scopus citations

Abstract

An analog clustering circuit is presented. It is capable of inferring the underlying pattern and extracting the statistical parameters from the input vectors, as well as providing measures of similarity based on both mean and variance. A floating-gate analog memory provides non-volatile storage. A current-mode distance computation, a time-domain loser-take-all and a memory adaptation circuit implement efficient and robust learning algorithm. We show that our analog computation element can achieve more than 10× higher energy efficiency than its digital counterpart. An 8-dimension 4-centroid prototype was fabricated in a 130 nm standard CMOS process. Measurement results demonstrate vector classification at 16 kHz, and unsupervised online clustering at 4 kHz with a power consumption of 15 μW.

Original languageEnglish
Title of host publicationProceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013
Pages177-180
Number of pages4
DOIs
StatePublished - 2013
Externally publishedYes
Event2013 9th IEEE Asian Solid-State Circuits Conference, A-SSCC 2013 - Singapore, Singapore
Duration: Nov 11 2013Nov 13 2013

Publication series

NameProceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013

Conference

Conference2013 9th IEEE Asian Solid-State Circuits Conference, A-SSCC 2013
Country/TerritorySingapore
CitySingapore
Period11/11/1311/13/13

Fingerprint

Dive into the research topics of 'An analog online clustering circuit in 130nm CMOS'. Together they form a unique fingerprint.

Cite this