ALICE inner tracking system readout electronics prototype testing with the CERN ''Giga Bit Transceiver''

J. Schambach; M. J. Rossewij; K. M. Sielewicz; G. Aglieri Rinella; M. Bonora; J. Ferencei; P. Giubilato; T. Vanat

doi:10.1088/1748-0221/11/12/C12074

ALICE inner tracking system readout electronics prototype testing with the CERN ''Giga Bit Transceiver''

J. Schambach, M. J. Rossewij, K. M. Sielewicz, G. Aglieri Rinella, M. Bonora, J. Ferencei, P. Giubilato, T. Vanat

Research output: Contribution to journal › Article › peer-review

5 Scopus citations

Abstract

The ALICE Collaboration is preparing a major detector upgrade for the LHC Run 3, which includes the construction of a new silicon pixel based Inner Tracking System (ITS). The ITS readout system consists of 192 readout boards to control the sensors and their power system, receive triggers, and deliver sensor data to the DAQ. To prototype various aspects of this readout system, an FPGA based carrier board and an associated FMC daughter card containing the CERN Gigabit Transceiver (GBT) chipset have been developed. This contribution describes laboratory and radiation testing results with this prototype board set.

Original language	English
Article number	C12074
Journal	Journal of Instrumentation
Volume	11
Issue number	12
DOIs	https://doi.org/10.1088/1748-0221/11/12/C12074
State	Published - Dec 28 2016
Externally published	Yes

Funding

This work was supported in part by the U.S. Department of Energy, Office of Nuclear Science, under Contract Numbers DE-AC02-05CH11231 and DE-SC0013391. Measurements at the Nuclear Physics Institute of the Academy of Sciences of the Czech Republic in Rez (CANAM infrastructure) were supported by MSMT project No. LM2015056.

Funders	Funder number
Academy of Sciences
MSMT	LM2015056
Office of Nuclear Science	DE-AC02-05CH11231, DE-SC0013391
U.S. Department of Energy

Keywords

Data acquisition circuits
Digital electronic circuits
Front-end electronics for detector readout
Radiation-hard electronics

Access to Document

10.1088/1748-0221/11/12/C12074

Cite this

@article{b5d0a309c5864d3fb199b8717157c2c9,

title = "ALICE inner tracking system readout electronics prototype testing with the CERN ''Giga Bit Transceiver''",

abstract = "The ALICE Collaboration is preparing a major detector upgrade for the LHC Run 3, which includes the construction of a new silicon pixel based Inner Tracking System (ITS). The ITS readout system consists of 192 readout boards to control the sensors and their power system, receive triggers, and deliver sensor data to the DAQ. To prototype various aspects of this readout system, an FPGA based carrier board and an associated FMC daughter card containing the CERN Gigabit Transceiver (GBT) chipset have been developed. This contribution describes laboratory and radiation testing results with this prototype board set.",

keywords = "Data acquisition circuits, Digital electronic circuits, Front-end electronics for detector readout, Radiation-hard electronics",

author = "J. Schambach and Rossewij, {M. J.} and Sielewicz, {K. M.} and Rinella, {G. Aglieri} and M. Bonora and J. Ferencei and P. Giubilato and T. Vanat",

note = "Publisher Copyright: {\textcopyright} CERN 2016 for the benefit of the Alice collaboration.",

year = "2016",

month = dec,

day = "28",

doi = "10.1088/1748-0221/11/12/C12074",

language = "English",

volume = "11",

journal = "Journal of Instrumentation",

issn = "1748-0221",

publisher = "IOP Publishing",

number = "12",

}

TY - JOUR

T1 - ALICE inner tracking system readout electronics prototype testing with the CERN ''Giga Bit Transceiver''

AU - Schambach, J.

AU - Rossewij, M. J.

AU - Sielewicz, K. M.

AU - Rinella, G. Aglieri

AU - Bonora, M.

AU - Ferencei, J.

AU - Giubilato, P.

AU - Vanat, T.

PY - 2016/12/28

Y1 - 2016/12/28

N2 - The ALICE Collaboration is preparing a major detector upgrade for the LHC Run 3, which includes the construction of a new silicon pixel based Inner Tracking System (ITS). The ITS readout system consists of 192 readout boards to control the sensors and their power system, receive triggers, and deliver sensor data to the DAQ. To prototype various aspects of this readout system, an FPGA based carrier board and an associated FMC daughter card containing the CERN Gigabit Transceiver (GBT) chipset have been developed. This contribution describes laboratory and radiation testing results with this prototype board set.

AB - The ALICE Collaboration is preparing a major detector upgrade for the LHC Run 3, which includes the construction of a new silicon pixel based Inner Tracking System (ITS). The ITS readout system consists of 192 readout boards to control the sensors and their power system, receive triggers, and deliver sensor data to the DAQ. To prototype various aspects of this readout system, an FPGA based carrier board and an associated FMC daughter card containing the CERN Gigabit Transceiver (GBT) chipset have been developed. This contribution describes laboratory and radiation testing results with this prototype board set.

KW - Data acquisition circuits

KW - Digital electronic circuits

KW - Front-end electronics for detector readout

KW - Radiation-hard electronics

UR - http://www.scopus.com/inward/record.url?scp=85008214265&partnerID=8YFLogxK

U2 - 10.1088/1748-0221/11/12/C12074

DO - 10.1088/1748-0221/11/12/C12074

M3 - Article

AN - SCOPUS:85008214265

SN - 1748-0221

VL - 11

JO - Journal of Instrumentation

JF - Journal of Instrumentation

IS - 12

M1 - C12074

ER -

ALICE inner tracking system readout electronics prototype testing with the CERN ''Giga Bit Transceiver''

Abstract

Funding

Keywords

Access to Document

Other files and links

Fingerprint

Cite this