A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems

Sparsh Mittal, Jeffrey S. Vetter

Research output: Contribution to journalReview articlepeer-review

69 Scopus citations

Abstract

As the number of cores on a chip increases and key applications become even more data-intensive, memory systems in modern processors have to deal with increasingly large amount of data. In face of such challenges, data compression presents as a promising approach to increase effective memory system capacity and also provide performance and energy advantages. This paper presents a survey of techniques for using compression in cache and main memory systems. It also classifies the techniques based on key parameters to highlight their similarities and differences. It discusses compression in CPUs and GPUs, conventional and non-volatile memory (NVM) systems, and 2D and 3D memory systems. We hope that this survey will help the researchers in gaining insight into the potential role of compression approach in memory components of future extreme-scale systems.

Original languageEnglish
Article number7110612
Pages (from-to)1524-1536
Number of pages13
JournalIEEE Transactions on Parallel and Distributed Systems
Volume27
Issue number5
DOIs
StatePublished - May 1 2016

Funding

This manuscript has been authored by UT-Battelle, LLC under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy.

Keywords

  • 3D memory
  • Review
  • cache
  • classification
  • compaction
  • compression
  • data redundancy
  • extreme-scale computing systems
  • main memory
  • non-volatile memory

Fingerprint

Dive into the research topics of 'A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems'. Together they form a unique fingerprint.

Cite this