Abstract
A low-power CMOS peak detecting track and hold circuit optimized for nuclear pulse spectroscopy is presented. The circuit topology eliminates the need for a rectifying diode, reducing the effect of charge injection into the hold capacitor, incorporates a linear gate at the input to prevent pulse pileup, and uses dynamic bias control that minimizes both pedestal and droop. Both positive-going and negative-going pulses are accommodated using a complementary set of track and hold circuits. Full characterization of the design fabricated in 1.2 üm CMOS including dynamic range, integral nonlinearity, droop rate, pedestal, and power measurements is presented. The circuit operates with only 250 üw for input pulses with 7 üs peaking time. Power consumption was increased to 750 üw for driving off-chip and test system capacitances. Analysis and design approaches for optimization of operational characteristics are also discussed.
Original language | English |
---|---|
Pages (from-to) | 724-728 |
Number of pages | 5 |
Journal | IEEE Transactions on Nuclear Science |
Volume | 42 |
Issue number | 4 |
DOIs | |
State | Published - Aug 1995 |
Funding
'Research sponsored by the U.S. Department of Energy and performed at Oak Ridge National Laboratory, managed by Martin Marietta Energy Systems, Inc. for the U.S. Department of Energy under Contract No. DE-AC05-840R2 1400.