A clock regenerator using two 2nd order sigma-delta modulators for wide range of dividing ratio

Seung Wuk Oh; Sang Ho Kim; Sang Soon Im; Yong Sung Ahn; Jin Ku Kang

doi:10.5573/JSTS.2012.12.1.10

A clock regenerator using two 2^nd order sigma-delta modulators for wide range of dividing ratio

Seung Wuk Oh, Sang Ho Kim, Sang Soon Im, Yong Sung Ahn, Jin Ku Kang

Research output: Contribution to journal › Article › peer-review

Abstract

This paper presents a clock regenerator using two 2n^d order σ-δ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different σ-δ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 μm CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.

Original language	English
Pages (from-to)	10-17
Number of pages	8
Journal	Journal of Semiconductor Technology and Science
Volume	12
Issue number	1
DOIs	https://doi.org/10.5573/JSTS.2012.12.1.10
State	Published - Mar 2012
Externally published	Yes

Keywords

Audio clock regenerator
Cycle time stamp (CTS)
High-definition multimedia interface (HDMI)
Multi-modulus divider (MMD)
Phase locked loop (PLL)
Sigma-delta modulator (SDM)
Transition minimized differential signaling (TMDS)

Access to Document

10.5573/JSTS.2012.12.1.10

Cite this

@article{1fe28bbecf4f4dc586013032703fc26e,

title = "A clock regenerator using two 2nd order sigma-delta modulators for wide range of dividing ratio",

abstract = "This paper presents a clock regenerator using two 2nd order σ-δ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different σ-δ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 μm CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.",

keywords = "Audio clock regenerator, Cycle time stamp (CTS), High-definition multimedia interface (HDMI), Multi-modulus divider (MMD), Phase locked loop (PLL), Sigma-delta modulator (SDM), Transition minimized differential signaling (TMDS)",

author = "Oh, {Seung Wuk} and Kim, {Sang Ho} and Im, {Sang Soon} and Ahn, {Yong Sung} and Kang, {Jin Ku}",

year = "2012",

month = mar,

doi = "10.5573/JSTS.2012.12.1.10",

language = "English",

volume = "12",

pages = "10--17",

journal = "Journal of Semiconductor Technology and Science",

issn = "1598-1657",

number = "1",

}

TY - JOUR

T1 - A clock regenerator using two 2nd order sigma-delta modulators for wide range of dividing ratio

AU - Oh, Seung Wuk

AU - Kim, Sang Ho

AU - Im, Sang Soon

AU - Ahn, Yong Sung

AU - Kang, Jin Ku

PY - 2012/3

Y1 - 2012/3

N2 - This paper presents a clock regenerator using two 2nd order σ-δ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different σ-δ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 μm CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.

AB - This paper presents a clock regenerator using two 2nd order σ-δ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different σ-δ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 μm CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.

KW - Audio clock regenerator

KW - Cycle time stamp (CTS)

KW - High-definition multimedia interface (HDMI)

KW - Multi-modulus divider (MMD)

KW - Phase locked loop (PLL)

KW - Sigma-delta modulator (SDM)

KW - Transition minimized differential signaling (TMDS)

UR - http://www.scopus.com/inward/record.url?scp=84930483713&partnerID=8YFLogxK

U2 - 10.5573/JSTS.2012.12.1.10

DO - 10.5573/JSTS.2012.12.1.10

M3 - Article

AN - SCOPUS:84930483713

SN - 1598-1657

VL - 12

SP - 10

EP - 17

JO - Journal of Semiconductor Technology and Science

JF - Journal of Semiconductor Technology and Science

IS - 1

ER -

A clock regenerator using two 2^nd order sigma-delta modulators for wide range of dividing ratio

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this