1/f Noise and DC characterization of partially depleted SOI N- and P-MOSFETs from 20°C-250°C

M. N. Ericson, M. Hasanuzzaman, S. C. Terry, C. L. Britton, B. Ohme, S. S. Frank, J. A. Richmond, B. J. Blalock

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

8 Scopus citations

Abstract

A summary of measured small-signal parameters and low frequency noise characterized over temperature is presented for N- and P- MOSFETs fabricated in a partially depleted SOI 0.8-μm process. Small-signal dc parameters critical in analog circuit design are reported including device transconductance efficiency (g m/I d), output resistance (r ds, and threshold voltage (V t). These parameters are summarized as a function of both gate length (0.8μm, 2.0μm, 5.0μm, and 20μm) and temperature (20°to 300°C). Noise characterization of these devices is also presented with an emphasis on flicker noise over temperature (20°to 250°C). Data is presented in terms of both drain current and inversion coefficient, where appropriate. Use of this information provides the designer with an excellent tool for estimating analog circuit performance in applications where wide temperature range performance is required.

Original languageEnglish
Title of host publicationProceedings - 2005 IEEE Aerospace Conference
DOIs
StatePublished - 2005
Event2005 IEEE Aerospace Conference - Big Sky, MT, United States
Duration: Mar 5 2005Mar 12 2005

Publication series

NameIEEE Aerospace Conference Proceedings
Volume2005
ISSN (Print)1095-323X

Conference

Conference2005 IEEE Aerospace Conference
Country/TerritoryUnited States
CityBig Sky, MT
Period03/5/0503/12/05

Fingerprint

Dive into the research topics of '1/f Noise and DC characterization of partially depleted SOI N- and P-MOSFETs from 20°C-250°C'. Together they form a unique fingerprint.

Cite this